دانلود A 14-bit 50 MS/s sample-and-hold circuit for pipelined ADC

ترجمه مقاله A 14-bit 50 MS/s sample-and-hold circuit for pipelined ADC
قیمت : 255,000 ریال
شناسه محصول : 2008618
نویسنده/ناشر/نام مجله : Journal of Semiconductors
سال انتشار: 2014
تعداد صفحات انگليسي : 7
نوع فایل های ضمیمه : Pdf+Word
حجم فایل : 2 Mb
کلمه عبور همه فایلها : www.daneshgahi.com
عنوان انگليسي : A 14-bit 50 MS/s sample-and-hold circuit for pipelined ADC

چکیده

Abstract

A high performance sample-and-hold (S/H) circuit used in a pipelined analog-to-digital converter (ADC) is presented. Capacitor flip-around architecture is used in this S/H circuit with a novel gain-boosted differential folded cascode operational transconductance amplifier. A double-bootstrapped switch is designed to improve the performance of the circuit. The circuit is implemented using a 0.18 μm 1P6M CMOS process. Measurement results show that the effective number of bits is 14.03 bits, the spurious free dynamic range is 94.62 dB, the signal to noise and distortion ratio is 86.28 dB, and the total harmonic distortion is −91:84 dB for a 5 MHz input signal with 50 MS/s sampling rate. A pipeline ADC with the designed S/H circuit has been implemented.

 

 

Keywords: sample/hold circuit pipeline ADC gain-boosted OTA bootstrapped switch
این برای گرایش های: کلیه گرایش ها، کاربرد دارد. [ برچسب: ]

Skip Navigation Links